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are detailed in section 3.1. It was already shown in 1991 [2] that cooling could be OCR Output
of the silicon diode design and technology, will continue in 1993, and our plans
surface radiation effects due to high charged particle fluxes, and an optimization
effects of charged particle radiation is in progress (section 2.3). The study of
tracking detector. This work has been extended in 1992, and a study of the
the bulk damage due to expected LHC neutron albedo can be tolerated in a silicon
resolution, and fast signal response. During 1991 [2] and 1992, we showed that
unique properties of high intrinsic detection efficiency, good pulse-height
The choice was made to investigate silicon as the detection medium because of its
summarised in sections 2.1 and 2.2.
identification with good background rejection can be met. These studies are
requirements of highly efficient track pattern recognition and electron
environment have been made. These studies have shown that the design
Simulation and test—beam studies of the benchmark detector in a realistic LHC
Fig. 1.1 The 'testbed' prototype design for a tracking and/or preshower detector.
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pursued a variety of R&D projects listed below.
6~layer silicon pad and strip detector shown in Fig. 1.1, the RD2 Collaboration has
radiation levels from both neutrons and charged particles. Using as a "bench-mark" the
constraints imposed at LHC of a short bunch-crossing, a high interaction rate, and high
purpose of electron identification. Any such detector must satisfy the operational
and/or preshower detector preceding the calorimeter of an LHC apparatus, for the
The charge of the RD2 [1,2] project was to evaluate the feasibility of a tracking
University . OCR Output
Finally, the collaboration has recently been extended to include Moscow State
electron identification of the order 100.
reconstruction algorithm capable of providing a rejection power against 'fake'
The RD2 and RD11 projects are jointly developing an online tracking
MSGC readout.
towards the possible use of this electronics for respectively calorimeter and
detector [3], and independently, we are collaborating with both RD3 and RD28
The RD3 project is adapting the pipeline for possible use in a LAr preshower
demonstration testbed for RDI3 activities towards a functional DAQ at the LHC.
The testbeam silicon telescope and front-end electronics of RD2 was used as the
fabrication in the Harris radiation-hard CMOS process.
of RD2, the Rutherford Laboratory is submitting an RD2 chip design for
by that collaboration. First chip implementations have started. Within the context
readout electronics developed by RD2 will be transferred to the SOI technology
ln collaboration with the RD9 project on radiation—hard electronics (SOI), the
The RD2 collaboration cooperated closely with other DRDC projects during 1992.
budget request for 1993 activities.
Section 3 we note our development plans during 1993. In Section 4 we present a
In Section 2 we summarise progress on each aspect of the RD2 activities, and in
(= O·10°C) have continued (sections 2.5 and 3.3).
of several million readout channels that may operate at low temperature
Mechanical studies to maintain geometric precision, for a silicon tracking detector
importance.
during late 1993 and early 1994 (section 3.2). We judge this to be of crucial
to construct a realistic electro-mechanical prototype counter and readout assembly
LHC detector (section 2.4). Using the integrated chip noted above, it is planned
Work has started on a realistic low-noise readout architecture for a full-sized
started, and further developments will be made.
The first chip implementations in radiation hard fabrication technologies have
analog and digital functions on a single chip in a high clock-rate environment.
This is especially important to study and subsequently minimise effects of mixed
fabricate a chip integrating most of the required LHC functions in this period.
noise specifications will continue in 1993 (see section 3.2). RD2 plans to
summary of this work is given in section 2.4. Work to reach design power and
LHC, and the subsequent demonstration of this at the test-beam level. A
low power and low-cost analog front—end electronics for a tracking detector at
A major activity during 1992 has been the development and testing of fast, dense,
problem, given design requirements of limited material thickness (see below).
detectors at low temperature (= 0-lO°C). This remains a difficult mechanical
acceptable levels after extended radiation exposure, it is desirable to operate the
achieved using liquid coolams. T0 reduce the detector leakage current to
Fig. 2.1. OCR Output
incorporated in the special electron track fit. The resulting E/p match is shown in
maximal-energy calorimetry algorithm a hard bremsstrahlung ‘kink' can be
position is unaffected. Using an asymmetric (elongated in tb) sliding-window
radiated energy to 'fan out' at the calorimeter, but to first order the centroid
momentum and measured calorimeter energy. The magnetic field causes the
discrimination capability of the electron identification from matching the fitted
significant tail of underestimated momenta. This reduces the efficiency and
Consequently, electron momenta measured using a simple helix fit contain a
the bremsstrahlung energy loss, and hence the trajectory, of the electrons.
material (and especially that near the beam pipe) causes significant fluctuations in
in the central tracker, with at least 5% X0 on the first part of the trajectory. This
With the existing ATLAS tracking design, particles traverse typically 20-30% X0
Electron track fit.
solutions. This rises with increasing energy to = 3% above a few hundred GeV.
low energies (10 - 40 GeV), = 0.2% of electrons have accompanying fake track
development is a more important source of fake tracks than pile-up effects. At
The low occupancy of the outer layers means that early electron shower
vertex region and an e1ectron—like calorimeter cluster or extemal muon candidate.
Isolated lepton track finding is fairly straightforward, in a road defined by the
Pattern recognition.
0.02 >< 0.02). The main results of this study are described below.
tracker was surrounded by a highly granular electromagnetic calorimeter (At]·Aq> =
detector configuration was chosen to provide adequate momentum resolution [7]. The
resulting from additional tracking elements such as the TRD proposed for ATLAS. The
detector). ln addition, intervening passive material was added to study negative effects
microvertex detector proposed for ATLAS and the outer 6 layers representing the SIT
consisting of 10 layers of silicon tracking (the innermost 4 layers representing the SITV
conceptual elongated barrel design (|An| < 1.2), embedded in a 2T solenoidal field and
The simulations [5] were performed using the GEANT 3.15 package [6] with a
like signal in the calorimeter at about 102 times the true isolated electron rate.
the rejection of the principal backgrounds expected to give an isolated electron
detectors with their cooling systems and precise mechanical support structures,
the influence of dense tracking materials necessitated by high-speed solid-state
corresponding to the highest foreseen LHC luminosities,
electron identification and reconstruction in the presence of minimum bias pileup
studies:
tracker proposed for the ATLAS experiment [4]. Emphasis was placed on the following
During 1992, simulations concentrated on the role of the SIT integrated central
2.1.1. Pattern recognition and clcctron identification capability of a silicon Uacker.
2.1 Simulation studies.
2. SUMMARY OF PROGRESS IN 1992.
inefficiency. OCR Output
pipe. The E/ p and partner-veto cuts introduce an additional = 2% electron
vertex, or the tracks must be co-linear at either the first tracking layer or the beam
electron candidate. Furthermore, a low e+e` effective mass is required at the
looks for a low-momentum (> 2 GeV) opposite-signed track in the vicinity of the
pairs, for which a veto has been implemented. This partner search algorithm
described above. Additional discrimination is required against asymmetric e*e·
Electron candidates are identified using the E(calorimeter)/p(curvature) match
Electron idenzyicazion ejficiency.
effects have been observed.
this efficiency to 95-96% for electrons. The granularity is such that no pile-up
layer inefficiencies. Multiple and catastrophic hard bremsstrahlung effects reduce
The track reconstmction efficiency is estimated to be 98-99% due to losses from
Track fnding efficiency.
effect of pile-up is included.
electron track fit (bottom), and the efficiency of the E/p cut (right). The
Fig. 2.1 E/p for pT = l() GeV electrons using a helix fit (top) and the special
E/p cutoffE(ca|o)/p(curv) distribution
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2 trigger. Including matching the found track to the calorimeter and the preshower a OCR Output
This provided a sample of about 500 events to measure the rejection power of the Level
sample of 2 jet events (= 105) and applying the Level l calorimeter electron nigger.
The rejection power against QCD jets was measured by simulating a large
using the full granularity information available at Level 2.
and preshower detector and by applying a tighter electron selection in the calorimeter
trigger. Further background rejection can be achieved by matching with the calorimeter
events on top of the electron events did not cause a significant degradation of the
Pile—up effects, simulated by superimposing an average of 20 minimum bias
(nominal threshold pT = 30 GeV). Pileup effects are included.
Fig. 2.3 Efficiency of tracking nigger for isolated electrons as a function of pr
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have a sharp threshold in py as is shown in figure 2.3.
track trigger for isolated elecnons in the presence of pile-up background was found to
layers of the SIT in a window corresponding to a high py track. The efficiency of the
region of the ATLAS detector. The track nigger required hits in at least 5 out of the 6
investigated in the context of the ATLAS trigger requirements [4,10], for the barrel
The suitability of a simple algorithm based on hits in the SIT detector has been
necessary to reduce the level-1 electron nigger rate by a factor of at least 100.
direct isolated electron signal (for inclusive electron triggers having PT > =2O GeV, it is
tracks in the inner detector. To bring the rate of fake electrons to the level of the true
decay). Thus a large rejection factor can be achieved by looking for matching high pT
electron trigger [9] will have a large background of jets (dominated by the Ys from no
experiment to trigger efficiently on isolated high-p-; electrons. The Level 1 calorimeter
OCR OutputOne of the key functions of an LHC tracking detector is to enable the
to the track definition. OCR Output
case, at least 2 of the tracking planes of the prototype detector were required contribute
calorimeter was unfortunately too small to fully contain the hadronic showers). In each
Pions were identified by requiring that the measured energy be less than this cut (the
and with a measured energy within 25% of the beam energy in the calorimeter modules.
with a pulse height compatible with minimum ionisation in the upstream beam counters,
Electrons were defined in the subsequent analysis by requiring a clean track
between 0.5XO and 1.5XO.
150 GeV, at several different incident particle angles, and for a Pb radiator thickness of
Data were collected using electron, pion and photon beams of between 10 and
Both the x and y coordinates were measured.
25pm with readout every 2nd. snip ) were used in conjunction with a pair of MWPC's.
preshower module. To define the beam, two conventional microsttip detectors (pitch
RDI collaboration was used. This module was placed immediately behind the prototype
to improve the e-rt seperation of beam particles, a prototype fibre calorimeter from the
used, together with Sirocco ADC digitisation [12]. To measure the electron energy and
readout chain was not required to operate at LHC speeds, so the MX3 readout chip was
detectors used either standard bonding techniques or conductive glue. The prototype
connected to readout electronics via Kapton cables, and electrical connections to the
mounted in a chess-board pattern giving almost full overlap. The counters were
with the snips horizontal, and planes 2 and 5 with the snips vertical. The counters were
four planes used counters with 64 snips of 375um pitch. Planes 3 and 4 were oriented
The first and last planes used counters divided into 64 3 >< 3 mm2 pads, while the other
silicon detectors, each plane consisting of 4 counters covering an area of 24 >< 24 mm2
reported [2]. The test module (described in section 4.1 of [2]) consisted of 6 planes of
position and energy deposition with high precision. Preliminary data were already
preshower concept using a prototype module constructed to measure the shower
During 1992, the RD2 Collaboration completed an extensive test of the track
2.2. Testbeam studies of a tracker/preshower prototype.
be used to construct a good nigger in the barrel/forward overlap region.
trigger using other subdetectors; in particular the combination of SIT and MSGC will
In the future, studies will be made of the performance of an integrated L2
of noise hits assumed, thus illusnating the robustness of the nigger.
However, the performance of the overall L2 nigger was very insensitive to the amount
increase in occupancy which degrades its performance as a stand-alone tracker.
to 1% of extra hits due to noise were added to the simulated hits. This represents a large
The effects of electronic noise on the nigger performance was also studied. Up
that such an algorithm could run sufficiently fast on commercial processors [11].
of such a track trigger is being studied by the RD11 collaboration. First studies indicate
trigger, and as described previously for the case of full offline analysis. The feasibility
to the same rate as real electrons from Ws as required for an inclusive single electron
90% [10]. This rejection power would be sufficient to reduce the rate of fake electrons
rejection power in the range 150-250:1 was found for an overall electron efficiency of
preshower planes following a 1.3XO lead converter. The data are shown per plane for OCR Output
Figure 2.5 shows the pulse height distribution measured for the same data in the
effect of splash-back is clearly evident for electron data.
the track vicinity. The effect of dead readout channels has not been removed and the
electron data. The pulse height is summed over channels exceeding a 36 pedestal cut in
minimum ionising tracks (mip). These data are shown seperately for 40 GeV/c pion and
tracking part of the prototype detector, in units of the expected pulse height for
Figure 2.4 shows the pulse height distribution measured per plane in the
Fig. 2.5 Pulse height measured in the preshower part of the prototype.
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Fig. 2.4 Pulse height measured in the tracking part ofthe prototype.
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overlapping pions can fake electrons can be reduced to only 300 um. The pulse OCR Output
luminosity. With a sufficiently granular detector, the region in which charged hadrons
electron signals at the LHC, even in the presence of many piled-up events at high
track vector near the radiator, will give a powerful method of background rejection for
The data show clearly that the preshower technique, combined with an accurate
electrons of 40 GeV, deteriorating to = 350 um at l0 GeV.
Fig. 2.7, a precision of = 300 ttm is achievable in the track—preshowcr match for
therefore be used to investigate the practical limits of the technique. As shown in
provides unprecedented granularity for the measurement of shower position, and can
spatial match between the track and the preshower cluster. The prototype design
rejection of random overlaps between photons and charged tracks, using a cut on the
Not measurable in the testbeam, but very relevant to LHC operation, is the
Fig. 2.6 Measured electron and pion efficiency for the prototype setup.
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converter). A rejection factor of 19 against pions is achieved, for an electron efficiency
shows the electron vs pion efficiency for such a cut (in this case with a l.5X0
pulse height, a clean seperation between electrons and pions is achieved. Figure 2.6
comparison with thc tracking part. Using a cut of =1O mip in thc summed prcshowcr
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Fig. 2.7 Preliminary track-preshower precision for electrons of 10-40 GeV.
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as far as the depletion voltage and the charge collection efficiency are concerned. The
therefore seems to be inevitable. However low temperatures may have an adverse effect
10 year operational LHC period which are not likely to be tolerable [15]. Cooling
temperature annealing, is well established [2,17]. These data extrapolate to values in a
lz MeV neutrons at 200C measured immediately after irradiation, and its room
The current related damage rate ot (definition as in Eq.(3) of Ref. [2]) for
Reverse current:
type silicon as the starting material for detector fabrication were included.
from various suppliers were used and studies on possible differences between n- and p
depletion voltage Vdcpf, and the influence on the charge collection efficiency. Detectors
used in these studies included the change of reverse leakage current hm, the change of
irradiation of silicon detectors at several different temperatures.'1`he relevant parameters
annealing of the effective impurity concentration Neff, and on the operation and/or
Neutron damage studies were focused during 1992 on the long-term reverse
2.3.1. Neutron Induced Damage
obtained more recently. In this report we concentrate on the status as it looks right now.
collaboration in 1992 [15,18] but in most cases are complemented by additional results,
reported here have already been included in conference contributions given by the
be performed, taking both effects into proper account [15]. Some of the results to be
[2,15,16,17]. Reliable calculations for a given long term operational scenario can then
detector properties can be distinguished from the succeeding annealing effects
inevitable for these studies since only this way the damage induced deterioration of the
operational period. It was pointed out before that high intensity irradiations are
fluences are equivalent to what must be tolerated (at maximum) within a 10 year
at LHC to be not far away from the inner layers of the proposed SIT sub-detector, these
break—even point between the albedo neutron intensity and the charged particle intensity
the non—ionizing energy loss is about the same for both cases [14]. As we expect the
bulk is expected to be of similar magnitude as that generated by 1 Mev neutrons, since
used yielding an equivalent high intensity. The 24 GeV proton damage to the silicon
few hours [13]. For proton irradiations the 24 GeV proton beam at the CERN—PS was
radiation studies and fluences of up to several 1014 n.cm·2 can be accumulated within a
1991 [2], high flux neutron sources are available for all groups participating in the
systematic investigations for proton irradiation. As outlined in the DRDC report for
areas with specific relevance to the real operational conditions, and to start similar
complement existing and well established results for neutron irradiation in selected
The main objects of the radiation damage studies performed in 1992 were to
2.3. Radiation Studies.
studies.
from photon beams, will be presented. This will complete the planned RD2 preshower
A publication is in preparation in which the complete results, including those
general purpose LHC detectors.
decays. We therefore believe that a preshower device will be an essential component of
measure the direction of prompt photons, which are essential in the detection of H-YYY
section of an electromagnetic calorimeter. In addition, it will be the best method to
device could be implemented either as a standalone system, or integrated into the first
more than an order of magnitude while retaining a high efficiency for electrons. Such a
height measured after the converter can be used to reduce single pion background by
12 OCR Output
extrapolation from measurements between 30 min and 10 hours during which period
In Fig. 2.8, the 100C value at t = 10 minutes has been obtained by
Fig. 2.8. Comparison of the reverse current annealing at different temperatures.
time (d)
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T [UC] t= 10 min t= 1 day t= 1 week group
three different operating temperatures.
ot (in units 10*17 A.cm·l) as function of annealing time for
Table 2.1
one week at the same temperature.
l0 min) are given in Table 2.1 together with those after an annealing of one day and
measured (and extrapolated) values, obtained immediately after irradiation (i.e. att
systematically at 00C[l9] and IOOC [20]. These results are shown in Fig. 2.8. The
the current related damage rate and its annealing behaviour has been measured
increase and all other parameters. So far, in addition to the existing data for 200C [18],
studies of the temperature dependence have to be performed for the reverse current
operating tcmpcraturc will thcrcforc have to be carefully optimized. Hence systematic
13
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original approach (Eq. (6) in Ref. [2]):
we can describe the process by the following equation, which differs slightly from the
like states is produced which is proportional to the neutron fluence. According to [17],
this, all experiments show that at higher fluences an additional concentration of acceptor
maintained. This process leads finally to the observed type inversion. In addition to
expect an exponential donor removal while the original acceptor concentration is
vacancy complex is known to anneal out rapidly at room temperature. Therefore we
temperature, meaning that annealing is not observed. On the other hand the boron
temperature for the E-center is 420OK and therefore it remains completely stable at room
phosphorus or E-center resp. a boron—vacancy defect). However the annealing
from their originally electrically active states and form complex defects (vacancy
Due to neutron damage the phosphorus donors and boron acceptors may be removed
depletion voltage (the relation between Nagy and Vdcpl is given in Eq. (5) of Ref. [2]).
these two values results in the effective impurity concentration, that is the resulting
concentrations are present and are of similar magnitude. Only the difference between
or p-type (see e.g. [21]). Hence both donor (phosphorus) and acceptor (boron)
grade high resistivity silicon is always compensated material, no matter whether it is n
the process involved and may be summarized as follows (taken from [17]). Detector
complementing the data given in Ref. [2]. They lead to a much better understanding of
function of the neutron fluence (up to 1015 n.cm·2) have been performed [17],
Very accurate studies on the change of the effective impurity concentration as
Depletion voltage:
the new results from Dortmund are therefore important for the SIT application.
manufacturing process (U A2 and SIT: ion implantation, Hamburg: surface barrier) and
the Hamburg group [17]. This discrepancy could be related to the different
detectors before and after type conversion could be observed, as originally measured by
UA2 detectors for 200C [19], no difference between the annealing of irradiated
lt should be added that in the studies of the Dortmund group, performed with
therefore to be extended to much longer annealing times to obtain a conclusive picture.
would be already annealed out completely at room temperature. The measurements have
may still be "frozen" in cooled detectors at, say, 10 minutes after irradiation while they
responsible for the annealing, depends itself on the temperature. Some of these defects
A quite probable explanation for this behaviour is that the defect dynamics
I(20) : l(l0) : I(0) = 1 : 0.70 : 0.24.
With the irradiated detectors we get instead the ratio
l(20) : I(10) : l(0) = 1 :0.40 : 0.15.
ones. There we would get, according to Eq. (4) of Ref. [2]:
temperature is much less pronounced for irradiated detectors than for non—irradiated
uncertainties it is quite clear that the dependence of the reverse current on the
reliable monitoring of the neutron fluence [13]. Regardless of these remaining
The Dortmund and Hamburg groups are using the same irradiation facility with a very
uncertainties in the determination of the neutron fluence) to be regarded as preliminary.
applied for the extrapolation. The Melbourne data are (due to some unresolved
reported in [2] ( since slightly revised for the longest time constant [17]) could be
Therefore the 200C annealing curve measured by the Hamburg group and already been
the relative annealing curves for the different temperatures are almost identical.
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50 times faster than at room temperature!
annealing of the effective impurity concentration. At 500c this process is
Fig. 2.10 Increase of the depletion voltage with time after irradiation due to reverse
time [dl
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states at higher fluences (Fig. 2.13., see [22]).
observed regarding the reverse current increase and the generation rate of acceptor like
therefore been performed covering this aspect, but no severe differences have been
cause unnecessary complications for the manufacturing process. Measurements have
type after a relatively short period of operation in the LHC environment and therefore
be an practical option to be considered, since n-type detectors will anyway convert to p
Nevertheless this has to be proven. Using p-type material for detector fabrication could
therefore not expect large differences as far as radiation damage is concerned.
the concentration levels of donors and acceptors are not vastly different and we would
large extent by compensation of the boron acceptors with phosphorus donors. Hence
The high resistivity of the silicon presently used for detectors is reached to a
Comparison between n- and p-type silicon:
detector. A standard Landau curve fits the data in both cases very well.
are no other distinctions between the spectra from the irradiated and non—irradiated
resolved pulse technique) and a slightly increased noise (due to the dark current) there
in the signal value (that agrees well with the above given results obtained by the time
was 1.7 p.A per 9 mm2 pad element). With the exception of an observed 7% deficiency
measurement itself was then performed at OOC (at that temperature the reverse current
detector was kept at room temperature for 3 months following irradiation and the
foreseen in a realistic operation (see above) the study was carried out after the irradiated
is shown in Fig. 2.12. In order to allow for some annealing as would have to be
2.7·1013n.cm·2 (b), which is converted from n- to p-type and had to be biased at 90 V,
irradiated detector (a) at a bias voltage of 60 V and a detector irradiated by
LHC outer tracker. A comparison of the resulting pulse height spectra from a non
diminish the dark current due to radiation damage, similar to what is foreseen for an
energy to be at least 1.3 MeV. Some of the measurements were performed at OOC to
detector vertically and a trigger system using two scintillation counters selected the
peaking time of 20 nsec [24]. A Sr90 [3—source provided electrons traversing the silicon
study of mip pulse height spectra was performed using low noise preamplifiers with a
In addition to these investigations of the time resolved current pulses a detailed
deterioration of the collection efficiency as in the case of Vdcp] is not expected.
observed during one year following irradiation. Therefore a time-dependent
to be 12 % for 1014n.cm·2. It should be emphasized that no reverse annealing was
the integrated charge. The charge collection loss due to trapping effects was measured
showed that a collection time of 20 nsec is well adequate to ensure a saturating level of
[22]). These investigations, which have been extended to 1.1·l01‘*n.cm·2 in 1992,
particle—induced pulses were measured in a time resolved current mode (Fig. 2.11, see
with the CERN setup using minimum ionizing electrons (Ru1O6 |3-source). TheCharge collection measurements following neutron irradiation were performed
17 OCR Output
Both detectors are biased at 160 V
(b) Micron detector M4, irradiated with 1.12 * 1014 n.cm·2 (Vdcpl = 130 V).
(a) Micron detector M6, not irradiated (Vdcpl = 30 V)2
Fig. 2.11. Current pulse response for 2 MeV electrons from a Ru106 source.
10 ns 10 mV
10 ns 10 mV

19 OCR Output
using annealing time corrections.
of the neutron fluence. The indicated parameters of the fit are obtained
p—type (45) detectors measured about 1 hour after irradiation, as function
Fig. 2.13 Reverse current and effective impurity concentration for n-type (M4) and
Neutron fluence (1OE12 n cm—2)
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numbers give the neutron fluences in units of 1012 n.cm·
for two different cases. Irradiations are marked with arrows, and the
Fig. 2.14 Results of the first 4 steps in the compressed time scale experiment shown
_ cumulated annealing time [dl
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an acceptable depletion voltage of only 150 V for 250 ttm-thick detectors.
accumulated fluence of 5-1013 n.cm·2 in 10 years of LHC operation this would lead to
value measured immediately after irradiation, compare Table 2.2). For an assumed
for the rate of change in the effective impurity concentration (down by 40% from the
for two different fluences [23]. Preliminary analysis gives a value of beg = 0.06 cm·
obtained within the first few steps of this compressed scenario are shown in Fig. 2.14
be expected in l0 years of LHC operation, in a period of only l0 months. Results
hope to see the effects of combined and successive damage and annealing, which could
2OOC to only 2 weeks [23], see Fig.2.l4. With this experiment now under way we
shortens the time constant relevant for the reverse annealing from about 2.2 years at
irradiations the detectors are maintained at a constant temperature of 500C which
every month with fluences equivalent to one year LHC operation. Between the
annealing for 10 years of operation. This is achieved by irradiating detectors once
demonstrated that silicon detectors can stand the consecutive cycle of damage and
detectors can survive in such a scenario is not feasible. Nevertheless it should be
by the reverse annealing effect in any realistic scenario. A real proof that silicon
the appreciable increase of the depletion voltage with fluence, which will be dominated
The most endangering effect for the long term operation of silicon detectors is
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shape of the measured effective impurity concentration as a function of the proton
observed initial change for proton damage is much less than for neutron irradiation. The
already reduced to 40% of its initial value [17]. However even keeping this in mind the
studies it is known that during this period the change of the impurity concentration is
could only be performed about 17 hours after irradiation [25]. From neutron damage
the exact annealing function is not known and the first measurements after irradiation
The measurements described are preliminary. This is largely due to the fact that
Depletion voltage:
1 MeV neutrons.
has taken place, the proton induced damage amounts to only == 60% of that produced by
Intertechnique and planar surface barrier) we conclude that after some initial annealing
[27] and Hamburg [28]) and are independent of the manufacturer (Micron,
been derived in three different groups of our collaboration (Cambridge [25], CERN
same reduction as was found for neutron irradiation (54% [17]). As similar results have
reduces the current already to about 55% of its initial value, which happens to be the
increase may not be so significant. Annealing within the first 3 days, for example,
value similar to that for neutrons [27]) this difference in the instantaneous current
irradiation (the CERN group found a faster annealing and therefore extracted an alpha
due to remaining uncertainties regarding the annealing during the first hours after
A.cm·1). However due to a somewhat higher irradiation temperature (25 - 300C) and
which is slightly lower than that now well established for 1 MeV neutrons (ot = 8-10*7
ot = 5-10*7 A.cm·1
24 GeV protons to be
function [25], we get with that correction applied the current related damage rate for
24 GeV Cambridge data [25] to a time immediately after irradiation using the annealing
at 25 MeV [26]. This is demonstrated in Fig. 2.15. If we therefore extrapolate the
a limited time range [25], identical to the time dependent shape known from older data
The room temperature annealing of the reverse current is, as far as measured in
Reverse current:
temperature (20 OC).
in progress. In the following we will therefore discuss only the results obtained at room
measurements with cooled detectors have already started, but so far the analysis is still
included in most cases. As we foresee to operate the detectors at lower temperatures,
from neutron induced damage, careful measurements of self annealing effects were
dependence of Vdepl), and the charge collection efficiency. On the basis of experience
of the effective impurity concentration Neff (resulting in an equivalent fluence
Measurements were carried out for the current-related damage rate a, the change
silicon interface).
(ionization enhanced defect generation) or more likely in the surface (oxide and oxide
for any unexpected effects stemming from ionization mechanisms in the bulk
neunon and proton induced damage effects. In addition it was found necessary to look
The main object of these investigations was aimed at a comparison between the
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25 MeV data.
from annealing is compared with extrapolations from previous
corrections have been applied. In b) the variation of Ilmk with time
or 17 hours after the irradiation by 24 GeV protons. No self anneal
Fig. 2.15 The dependence of Ileak on proton fluence (a), as measured one hour
_ Time after irradiation {mins]
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importance for the neutron induced damage in LHC applications is also relevant for
b = 0.08 cmd, see Table 2.2). The long term reverse annealing effect thought to be of
are considerably smaller than those found in neutron studies (c = 3.5-10*13 A.cm·2 and
studies are therefore necessary in order to exclude any systematic error, but both results
The CERN group found at 1 hour after irradiation b = 0.03 cm·1. More detailed
after irradiation.
comparison parametrised from neutron—damage. Measurements are 3 days










c = (0.52 1 0.01)x10"° cm'
r~1,,, = N°.e"°*’— no
Solid line is fit according to
No self annealing corrections.
Measurement 5 days after enc ef irradiation.
Effective impurity Ccncentrotion
b = 0.01 cm·1
c = 0.5-10*3 A.cm·2
and the acceptor generation rate bz
Cambridge group [25] lead to the following values for the donor removal parameter c
for neutrons, i.e. with the function given by Eq. (1), the data obtained by the
assuming that the dependence on the fluence can be described in a similar way to that
concentration of acceptor like states, just as for neutron-induced damage. Therefore,
type inversion at about 1013 p.cm·2, we get at higher fluences a linearly increasing
Fig. 2.9). While the first branch of the curve represents the donor removal leading to
flucncc 100ks similar to what is obtained with neutrons (Fig. 2.16, [25], compare with
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Section 2.3.1).
comparable to what was obtained after neutron irradiation with the same technique (see
discrepancies have still to be resolved, however the order of magnitude is very much
CERN group gets 25% at 1 hour after irradiation and 15% 6 months later [27]. These
temperature brings this value down to about 3% after 18 days (Fig. 2.18, [25]). The
observed (for a proton fluence of 1014 p.cm·2), a rapid self annealing at room
While immediately after the irradiation a severe charge loss of about 15% could be
irradiations an integration time of 20 nsec is sufficient for a saturating charge collection.
expected up to a proton fluence of 1014 p.cm`2. As demonstrated already for neutron
given by the depletion voltage there is no additional effect on the pulse duration
traversing the detector. These measurements show clearly that apart from the influence
using an averaging technique. A Ru106 B-source provided minimum ionizing particles
neutron damage, time resolved current pulses were studied with a digital oscilloscope
different groups of the collaboration (Cambridge: [25] and CERN: [27]). As for the
The charge collection deficiency has also been measured independently by two
Charge collection:
annealing, for proton- and neutron-irradiated detectors.
Fig 2.17 A comparison of the change in Vdep; as a function of the long-term
Annectling Time (Days)
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similar change in the depletion voltage, although being of different magnitude for short
induced bulk damage are governed by the same mechanism and ultimately lead to a
be bigger than that obtained with neutrons. We conclude that the proton and neutron
regarding the difference in the particle fluence the p—induced long term change may even
short term changes these effects at large annealing times are almost identical and
Fig. 2.17 (CERN group, [27]). It is quite interesting that despite the differences for
measurement and analysis and therefore excluding systematic differences is shown in
proton irradiation. A comparison of both cases using thc same technique of
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induced surface or bulk damage.
performance of SIT detectors and these effects could even change due to particle
and a lateral inhomogeneity of the internal electric field may play a significant role in the
As both pad and strip detectors have only small lateral extensions edge effects
Studies with a scanning proton micro beam.
2.3.3. Additional investigations started in 1992.
operation.
[25], showing so far no unexpected effects which would interfere with the SIT
resistance (Fig.2.19) and the flat band voltage of MOS capacitors have been started
In addition to these measurements complementary investigations of the interstrip
Surface ejfects
fluence, following eith 1 day or 18 days annealing.
The measured charge collection efficiency, as a function of the protonFig. 2.18
Proton fluence [10 cm}
10 1D` _ z ':
0.5
0,6
[ NB. The two sets of data are from different irradiatians
A measured 18 days after irradiation
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this method is given in Fig. 2.20.
One example of the presently analyzed measurements demonstrating the capability of
understanding of the detector properties and their dependence on the induced damage.
detector thickness. These measurements will be extremely useful for a better
Melboume group uses a 4 MeV proton beam energetic enough to probe the total
beam facilities have been used both in Melbourne [29] and Hamburg [30]. The
diameter of the proton beam (a few ttm). For such experiments existing proton micro
probe the electric field inside the detector with a position resolution equivalent to the
response depends on the thickness of the electric field traversed by the protons we can
particle response of the detector in a position resolved way. As the observed energy
Cutting down the current of the beam well enough one is able to measure the particle by
Informative results have been obtained using a scanning proton microbeam.
irradiation by various fluences of 24 GeV protons.
Fig. [2.19 The measured inter-pad resistance vs. applied bias following
—9——E——-é¢——-O- ——I·—
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(depletion voltages shown by arrows)
Measured 1.5 days after irradiation
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described below and in Ref. [2].
telescope that was used in beam tests with the 32-channel HARP analog memory
characterisations. The electronic tests included the construction of a three-plane silicon
outside RD2 These systems have been used for both beam tests and detailed chip
Labview product [35]. Several test—bench DAQ systems now exist, both within and
to LHC requirements, we have developed a VME-based DAQ system, based on the
systems based on the HARP design. In order to obtain reliable test results appropriate
A large effort was devoted in 1992 to the detailed testing of electronic readout
2.4. Electronics studies.
development of detectors with higher radiation tolerance.
profitably used to stimulate further investigations especially with respect to the
[34] and measurements are starting now. We are confident that the results will be
DLTS facilities have been recently installed at Melbourne [33] and Hamburg
phosphorus or E—center (see Section 2.3.1) or the double vacancy.
would then be prevented to form more harmful complex defects like the vacancy—
acting as a gettering process for the reduction of the damage induced vacancies, which
hardness [32]. The formation of the oxygen—vacancy complex could for example be
of oxygen rich silicon which has already shown to yield some improvement in radiation
improved detector technologies. One of the presently discussed possibilities is the use
detector properties would be very useful and could finally lead to the development of
Correlatin g the results of such an analysis with deterioration effects found in the
spectroscopy).
powerful tools for the defect characterization is the DLTS method (deep level transient
to identify the nature of the microscopic defects in the silicon bulk. One of the most
For a deeper understanding of the induced damage effects it would be inevitable
DLTS measurements.
method gives meaningful results.
mentioned here explicitly since it has long been a matter of dispute whether the C/V
fluence as obtained from the C/V method. The latter two experimental results are ...
device not under bias, show the same type inversion and dependence on the neutron
to get reliable Hall effect measurements [31] These data, although obtained with the
the Hamburg group (in collaboration with an outside laboratory) succeeded meanwhile
obtained from the capacitance/voltage measurements [22]. In this context we note that
impurity concentration. It is reassuring that this method gives the same value as
function of depth and therefore give an alternative method to measure the effective
the exact analysis of the current pulse shape can be used to extract the electric field as
Hamburg group and will yield further insight. It has also been shown successfully that
performed. Instead of using a beta source a picosecond pulse laser is being used by the
been installed at Dortmund and Hamburg and first measurements are presently been
and 2.3.2. Stimulated by the success of the CERN setup, equivalent equipment has
possible with the help of a digital averaging oscilloscope as described in Section 2.3.1
particle induced current in a time resolved way. These measurements have been made
interfere with this advantage. It was therefore found to be useful to investigate the
reduction of pile up effects. On the other hand, severe damage could in principle
can be even less than 20 nsec which is very valuable regarding time resolution and the
time. For the SIT detector configuration with a thickness of 250 um the readout time
OCR OutputOne of the outstanding features of silicon detectors is the short charge collection
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Fig. 2.21 SIT chip architecture.
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and power consumption of the major chip elements.
Parallel to the development on integration is the optimizition of the analog noise
A separate ADC chip [36] has been developed and submitted for fabrication.
between digital and analog functions on the two chips are now starting.
Both chips are now available and detailed testing on the important interplay
APC3 chip (RAL), and in a different architecture on the DYNl chip (CERN).
logic, book-keeping, addressing logic, etc) have now been integrated on the
The digital functions controlling simultaneous read·write operations (skipping
under test.
been incorporated in a 32-channel chip of the same functionality (SITB) now
tests, significant possible improvements have been identified. Some of them have
preamplifier (ICON) developed for silicon pad or strip readout. As a result of the
and validated in test beam conditions. It includes a 20ns peaking time charge
with simultaneous write and read operations working at the LHC 66 MHz clock,
the 32-channel chip (SITP) fabricated early in 1992. It is the first "pipeline" chip
32—channel chips. Tests were completed on the functionality and performance of
MSGC readout tests in collaboration with RD28.
fabricated and successfully tested. The original 4-channel chip has been used for
new 4-channel chip of the same configuration but a 2-usec (128—cell) pipeline was
4-channel chips. Following the successful completion of tests during 1991 [2], a
SIT front-end chip architecture with all functions integrated.
on the study of the analog and digital perfonnance. Figure 2.21 shows the expected
During 1992, thc following new chip dcvclopmcnts wcrc made, with emphasis
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processor via VSB bus.
ADC and data are stored into FIFO registers prior to the transfer to a VME-based
multiplexed detector signals from the analog memory are digitized in an on-board l2—bit
prototype silicon detector to two 32-channel SITP chips (Fig. 2.23a) In this case the
VME-based ADC. The second board was designed to interface a 64-channel RD2
used for electronic tests only, with the multiplexed analog output sent to a 10 MHz
Two boards have been developed to characterise this chip. The first board was
Fig. 2.21.
architecture is shown in Fig. 2.22, and should be compared with the full architecture of
implemented on chip; see the APC3 and DYN1 developments below). The chip
LHC clock speeds (though not the full logic control and skipping capability was
HARP—lil<e chip architecture, with full simultaneous pipeline read and write capability at
The aim of the SITP chip was to study the analog performance of a large-scale
32-channel SITP chip characterisation (electronic tests and test beam studies).
studies (see section 3).
fle architecture will be used during 1993 to check new low-noise preamplifieri eline. rli
fabricated and tested, with no deterioration of performance due to the extended
A new chip (HARP128) with a 128-cell analog pipeline has been successfully
ionising particles (mip) from a Sr90 source.
connected to an MSGC counter, to study the MSGC response to minimum
In collaboration with RD28, the existing lttsec (64 cell) HARP chip was
developments.
chip architecture continues to be valuable as the basic test bed for new analog
read and write functions (that is, deadtime-less operation at LHC). Nevertheless, the
status [2]. The chip has limited functionality, and does not allow simultaneous pipeline
Tests have been completed on the 4-channel HARP chip described in the 1992
4 -channel chip studies.
2.4.2. Chip characterisation with silicon detector in SPS test beam.
provide a detailed on—line analysis of the data.
(GOLLUM) has been developed to drive the control logic for each board, and to
board ADC, digitized data to a VME-based processor. A general DAQ program
to provide either analog data to a 10 MHz VME-based ADC, or in the case of an on
chip a board is developed to access the full chip functionality at 66 MHz clock rate, and
has been developed for all electronics and test-beam or laser studies at CERN. For each
To facilitate the testing of the chips noted above, a common test-bench system
2.4.1. Testing infrastructure.
during 1993 are discussed in section 3.
readout architectures for a large·scale tracking detector. The proposed RD2 activities
Wc now describe current work at the prototype and simulation level on possible
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The characteristic value of each parameter is summarized in Table 2.3.
the uniformity of gain as a function of channel and cell for l MIP particles.
the coherent baseline shift Gpgd due to cross—tall< or other effects,
electronic noise Gnojsg,
the pedestal variation och from channel to channel,
the pedestal non-uniformity ocap within different capacitor cells of a given channel,
In characterising the chip, 5 parameters have been emphasised [37,38,39,40]:
is continuing [39,40].
electronics behaviour over an extended period, and a study of rate effects. The analysis
> 5 million events were recorded. The data collected allow a study of detector and
In two ICSI beam periods (July 1992 [37] and November 1992 [38]) a total of
In the case of the test beam studies, a three-counter telescope was implemented.
be treated in the SITP chip at a time.
32 channels. Because of the limitation of the on—chip control logic, only one trigger can
Given a trigger signal, a pre-selected number of time samples are read for all
data from the analog memory are provided by a Control Logic Board (Fig. 2.23b).
For both boards, the main clock and the logic signals that are needed to read




















Fig. 2.23 a) The DPNC—132 board layout. b) The CLB_32.
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carefully monitored in the more integrated designs as APC3 and DYN—l.
when all digital control logic will be inside the integrated chip. This observation will be
the timing of the extemal addressing logic when running at 66 MHz. It may be reduced
one physical end of the channel) is under investigation. It could be due to uncertainty in
large perturbation measured on the first read time slots (analog memory cells close to
consequence on the signal-to-noise ratio is discussed below. The particular case of the
variation. Excepting the lst time slots read, the average value is 2.8 mV r.m.s. The
signal is on one 15ns time slot) together with the channel-to-channel and cell-to—cell
shows the electronic noise measured on one time slot (only a part of 1 mip silicon
uniformity of noise from channel-to—channel or from time slot-to-time slot. Figure 2.24
and the detector connexions can be taken as added contributions resulting in non
noisy environment, fast electronic components coupled to the same power supplies,
only slightly higher than in the electronic laboratory studies. However, in the test beam
The electronic noise (omisc) in the beam test has been measured to be in average
discriminator array.
specification of an on-chip sparse data scan system using a uniform threshold
currently being characterised. This last parameter has an important effect on the
implanted in the modified version of the SITP chip (SITB), submitted this year and
analog CMOS circuits. Offset compensating schemes are possible and have been
of < 0.1 mip, is consistent with the normal voltage offset distribution measured in
The channel-to-channel pedestal variation (och) larger than the design criterion
capacitor analog memory channels for high channel density detectors).
inside each channel (this was a basic assumption precluding the use of switched
lmip signal) that it is not necessary to have an individual calibration of the storage cells
laboratory and test beam. The pedestal non-uniformity is sufficiently small (5% of a
the pedestal variation from channel to channel (oCh)have similar values in both
The pedestal non-uniformity (cell—to-cell variation, Gcap) in a given channel and
. (1 mm)
Gain 27 mV/mip 22 mV/mip
n.C . 3.5 mV rms
ngigg mv 2.8 mV rms
och 3.7 mV rms 4.3 mV rms
Gcap 1.2 mV rms1.4 mV rms
Laboratory Beam test.
Electronic parameters extracted from test beam analysis
Table 2.3
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Fig. 2.24 Noise distributions.
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channels on the detector.
with the higher level of integration foreseen for a final implementation of the electronic
2.3, 2.4). A large fraction of the present performance limitation is expected to decrease
to reach a safe design for million of channels in case of a silicon tracker (see Tables
architecture has been demonstrated. However, performance improvements are required
LHC speed of 66MHz. The feasibility of charged particle tracking at LHC using this
architecture chosen for the high channel density SIT silicon detector, operating at the
The test beam results show the very good functionality of the HARP
reconstructed tracks (b).
Fig. 2.25 Hit profile from an electron run, using raw data (a), or evaluated from
Su·7ps¤·•¤nn••• Strips ¤•¤nn••s






analysis, the beam hit profile is shown in Fig. 2.25.
spacing rather than a 15 ns bunch spacing is obviously preferred. From the test beam
behaviour in the test beam environment. Further, LHC operation at 25 ns bunch
signal-to-noise ratio, as well as improved understanding and analysis of the chip
(2.8 mV r.m.s.). This is not sufficient and implies a need for improved preamplifier
time slots of 15 ns. The noise seen on 3 time slots is \/3 times the noise on one time slot
saturation of the signal at 80 V. The 22 mV signal is itself distributed on 3 consecutive
dependance of the gain with the depletion voltage applied to the detector shows the
input of the analog channel. This gain loss is not clearly understood, although the
value of 27 mV obtained with a test pulse equivalent to 25000 electrons injected at the
22 mV with 80V depletion voltage on the silicon detector. This signal is lower than the
Finally, the response per mip has been measured with the distribution peaked at
design progress.
readout and this parameter has to be carefully tracked by measurements in the future
voltage drop with time, etc.) contribute to the time dependent baseline during the
design. However some other parameters (power supply noise, silicon substrate noise,
(going together with the channel offset cancellation) has been implemented in the SITB
in a sensing node not properly pre-charged inside the analog memory. A correction
the systematic time-dependant baseline shift measured on the SITP chip has been found
baseline shift variation (opcd) is measured to be in average 3.5 mV r.m.s. One source of
sequence is measured. It affects coherently all the channels on a chip. The overall
analog channel. A dependance of the baseline on the place of the time slot in the readout
the selection of particular time slots to be read out, and the continuous writing of the
The baseline shift is the pedestal instability arising from the interaction between
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investigated, with the DYN1 chip.
APC3 chips using static logic). At CERN, the use of dynamic logic has been
chip. This work was primarily a Rutherford Appleton Laboratory activity (APC1 and
a basic requirement of the design is to limit the number of external control lines to the
been made toward the progressive integration of all the needed control logic on·chip, as
In parallel to the work towards improved analogue performance, efforts have
Front end digital improvement in 1992. The DYN] and APC3 chips.
readout scheme and is now under test.
conditions. The 32 channel HARP chip SITB was fabricated with modifications in the
the reduction of baseline shifts during the readout, mainly observed in beam tests
dynamic range and power consumption, less components). Another progress is toward
developed with an optimized structure for the silicon tracker application (reduced
power consumption. A new design of the ICON input current amplifier is being
is the optimization of the front-end charge preamplifier in term of si gnalsnoise ratio and
the front-end part of the silicon tracker, several developments have been pursued. One
Within the concept of the HARP architecture and the use of analog memory in
The SITB chip; front-end analogue improvements in 1992.
2.4.3. New electronic designs in 1992.
< 0.1 mipCalibration
< 0.1 mipNet pedestal variation(time & space)
50 KHzAverage level 1 trigger rate
0° to 70°Working temperature
6 bits (8 bits range) 10 MHZ,. 1-2 per chipADC specifications
< 5 mW / channelPower consumption
1-3 clock intervals of charge samplingSample clustering capability
8 level 1 trigger (3 cells/trigger = 24 cells)Buffering capability
noneDead time
2 2ttsAnalog delay
>128 +buffering (24 cells)Number of storage cells
S 67 MHzSampling clock frequency
10ttAMaximum detector leak current
S 2000 rms e for a 15 ns integration slotAmplifier+detector noise (Ileal< = 5uA)
S 1500 rms eAmplifier noise
S 15 nsAmplifier rise time
Chip size < 1 cm2
Design performance criteria for SIT analog performance.
Table 2.4
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having one low speed/low power discriminator per channel is being investigated.
mutiplexer must operate at 13 MHz to avoid deadtime. An alternative architecture
Simulation studies show that with the above architecture, the discriminator and
manufactured by ES2, and will be tested soon.
that it fills a buffer with valid (i.e. zero—suppressed) ADC data. This chip has been
channels then need to have their signals digitized. The chip then controls the readout so
was designed. This chip uses a discriminator to decide if a channel is hit. Only "hit"
As a first step towards an architecture for a sparse data readout a simple chip
The requirement of data sparsyication.
readout.
continuously store several closely separated events with simultaneous asynchronous
first HARP realisation (and the first analog memory) having the functionality to
and is tested to be fully functional. More detailed studies are now in progress. It is the
reduced number of components. The DYN-1 chip has been received from fabrication
considerations motivating this choice included power saving, fast operation and a
It uses the power—efficient dynamic logic widely used in microelectronic design. Design
interesting ways of implementing the fast logic functions within the HARP architecture.
The DYN1 design (Fig. 2.27) was developed to explore other potentially
control board to test the full functionality is being fabricated.
required external logic control for these tests is much reduced (see Fig. 2.26b), and a
The APC3 chip has now been fabricated, and preliminary tests are starting. The
(cross-talk etc) is of considerable interest.
required in the pipeline. A study of the effect on performance of the analog pipeline
make up the pipeline was achieved with only a 12.5% increase in the number of stages
the required pipeline length. By doing this a 30% reduction in the size of the cells that
was done resulted in no loss of performance but at the expense of a small increase in
done by controlling 2 analog cells from 1 digital control cell. The way in which this
reduce the pitch size was to minimize the number of interconnections needed.This was
of inter—connections that needed to be routed through these cells. The only way to
laid out on a 60 ttm pitch and it was not possible to reduce this pitch due to the number
limiting factor on pitch size was the digital control cells. On the APC1 chip these were
possible. A study of the factors affecting the pitch size of the cells revealed that the
cells and the associated digital control cell that make up the pipeline as small as
minimise the size of the chip it was important to keep the pitch of the analog storage
chip was required to be 2 usec length, implying at least 128 locations. In order to
logic was based on that implemented in a previous chip APC1 [41]. The pipeline of this
reduce the cost of the chip. The architecture used for the analog memory management
consume less than 1mW per channel and occupy the smallest area of silicon possible to
Other requirements of the design where that the digital control logic should
architecture of Fig. 2.22. The architecture of the APC3 chip is shown in Fig. 2.26a.
logic necessary to manage the storage and retrieval of data from the pipeline, as in the
was to prove the feasability of integrating an analog pipeline together with all the digital
(see section 2.4.4 for planned radiation hard implementations). The aim of the design
analog pipeline. lt has so far been fabricated in Mietec 1.5 micron CMOS technology
The APC3 design is a 32 channel analog pipeline chip with a nominal Zttsec
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achievable in the future.
characteristic is shown in Fig. 2.29. A scaling down of the precision is easily
for the range and six for the fine coding. The differential non-linearity (DNL)
linear with decreasing precision for the large signals. The output is 8 bits, with two bits
value, then of seven parallel running successive approximation units. The ADC is non
consists of a first flash stage with three thresholds to determine the range of the input
collaboration with MEAD Microelectronics S.A. [36], is shown in Fig. 2.28. It
1 mV, which is that needed for the fluctuation study. The ADC structure, developed in
at low level. For a 2V signal dynamic range, this sets the precision of measurement to
fluctuations. In this first attempt, the requested precision was increased to 10 or 11-bits
on the same chip should also be able to measure the noise and pedestal line
order of 20 mW. It was foreseen that the first ADC installed with the analog memory
precision, 10 Msamples per second conversion rate for a power consumption of the
transmission speed, the basic specifications of the ADC were defined as 6 to 8-bit
the digitizer design. From the expected trigger rates, channel occupancy and
Having the analog to digital conversion on chip sets a number of constraints for
hit infomation until it is requested for the transmission off the detector.
possible to add a small sized digital buffer just after the digitizer to prepare and store the
chip,to avoid the transmission of analog values out of the integrated chip. It is also
The HARP architecture includes analog to digital conversion on the front-end
The development ofan 0n-chip ADC.
Fig. 2.27 The DYN1 chip.
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Fig. 2.29 Differential non-linearity specification of the ADC.
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Fig. 2.28 Block diagram of the non—linear ADC
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chip) relating to the clock, trigger and data lines must be studied (see Section 3).
In particular, the need to study potential noise and crosstalk problems (on-chip and off
for the dense front—end electronics required for a multi—million channel LHC detector.
This work is motivated by the need to demonstrate a viable readout architecture
speed is not necessary in this application and cost is presently an obstacle.
have the advantage of radiation resistance and low power consumption; however their
demonstrator prototype module (see Section 2.5), and LEDs will be used. Modulators
practical to realize optical links with such modulators for early tests of an SIT
modulators for LHC applications already exists in the RD23 Collaboration. It is not
suited for analog and digital signal transfer. A development program on opto
These intrinsically radiation hard devices have a multi-GHz bandwidth, and are well
An alternative possibility is to use opto-electronic modulators instead of LEDs.
realization of optical links working at =l00 Mbits/s.
special rad-hard multimode glass fibres [44]. The speed of these components allow a
radiation hard infrared LEDs and silicon photodiodes are available [43], as well as
radiation hard, which is an argument against using laser diodes. However, fast
signal in a special mode. The opto-electronic components inside the detector must be
end chips, configuration of the readout, etc.) will be performed by using the trigger
signals will be required, since all control functions (e. g. reset, intialization of the front
digital data, and for the distribution the clock and trigger signals. No other control
We are now studying in detail the fibre-optic system for the readout of the
2.4.5. Optical links for readout and control.
rad-hard processes.
between the performance of chips fabricated in the Mietec 1.5 um process and the two
gamma rays, neutrons and protons (2.1014 cm'?). This will enable a direct comparison
have been fabricated and are under ICSI for characterization before and after exposure to
with specific electronic structures for HEP applications, (including a pipeline element)
be submitted for fabrication in March 1993. For the Thomson SOI process, new chips
A version of the APC3 chip has been designed for the Harris process and will
with the Harris technology by RAL and others.
__ characteristic, of no more than 30% are measured. Similar test studies are being made
neutrons (2.5.1014 cm‘2). Overall performance degradations, including the noise
Collaboration.usin g test structures irradiated with gamma rays (10 Mrads) and
Useful results [42] on the Thomson—SOl technology have been obtained by the RD9
technology. The effect of exposing these chips to high radiation levels is being studied.
part of the RD9 Collaboration. The second process is the Harris AVLISRA bulk CMOS
evaluated. The HSOI3HD SOI process from Thomson TCS (F) is being evaluated as
radiation hard technology. Of the rad-hard technologies available;two are being
The final version of any chip to be used in LHC will need to be fabricated in a
2.4.4. Radiation hard implementations of the electronics.
on an "integrated chip"
satisfactory tests it will later be implemented together with the other HARP functions
The ADC is submitted for prototype fabrication on a separate chip. Subject to
attainable for a limited power consumption on a limited silicon area.
active amplifiers, overlapping coding ranges). This is important for the performance
coding. It gives in addition large benefits in term of design simplifications (no need of
The non—linear characteristic was found to correspond well to the tracker signal
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Fig. 2.30 Proposed readout architecture for the silicon tracker.
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shows that 512 detector channels can be safely connected to one optical fibre.
of the dynamic behaviour of the readout chain in view of the risk of queuing losses
or parity bits to the data, and will perform the parallel-to-serial conversion. Simulations
interface chip (ROC—Cl) will add a header, pre- and postambles and an error check code
rate = LHC clock frequency = 66.7 MHz. The readout controller and communication
rate corresponding to the bit rate of the optical link, i.e. 8.3 Mbytes/s for a fibre bit
The digitized data will be transfered to a FIFO in the readout controller chip at a byte
The frontend chips will be connected to a 8-bit data bus, as shown in Fig. 2.30.
Design studies of the readout architecture on a prototype readout board.
outer tracking detector.
detector module are needed for the clock and trigger, or 6000 fibres for a full LHC
delay to less than 2 ns. Two such sectors can be connected to one fibre, i.e. 4 fibres per
subdivided into sectors, in order to limit the timing errors due to the signal propagation
speed. Therefore,the clock and trigger lines along the detector boards will be
chips results in a lowering of the effective line impedance and of the signal propagation
chips via differential bus lines. The capacitive loading of these lines by the front-end
board, where they are reconverted into electrical signals and distributed to the frontend
The clock and trigger signals will be sent through optical fibres to each detector
Design studies of a clock and trigger distribution on cz prototype readout board.
the program Foresight [45].
Pamllcl to this design study, a full simulation of thc design is being made, using
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structure.
tubes with silicon as proposed by the ATLAS Collaboration is not amenable to this
At the SSC [46], an open support structure is planned; the interleaving of straw
in collaboration with manufacturers.
are aimed at a comparison with simulation studies using material prototypes developed
Engineering studies are continuing at both the simulation and test level; the latter tests
precision alignment measurements prior to insertion into an LHC experiment.
known and reproducible stress characteristics, allowing detector assembly and
structure. The motivation for this study is to have a cylindrical support structure of
The overall support structure being studied by RD2 is a carbon fibre sandwich
2.5.1. The overall support structure.
with variants of this layout.
during 1992 on both simulation and test aspects of the layout shown in Fig. 2.31, and
Figure 2.31 shows the ATLAS barrel tracking detector. Work has continued
exceeding 0.02XO.
silicon diodes (including all support structures, cooling, electronics, etc) not
d) a light structure ensuring an average radiation length per layer of single sided
electronics, and
c) adequate and safe cooling to maintain the silicon diodes at 0-l0 C, and to cool thediodes and associated electronic boards mounted on the local support,
b) reliable and affordable connectivity between silicon diodes, and between the
< 100 um alignment precision in z),
temperature cycling (< 60 ttm stability, < 30 ttm alignment precision in [rep], and
a) good structural stability at low temperature, and following successive long-term
tracking detectors include:
Mechanical specifications imposed by ATLAS (or other LHC) silicon outer
closely linked to the ATLAS proposal [4].
strongly influenced by changes of detector layout; nevertheless mechanical studies are
realistic benchmark design. RD2 activities have concentrated on aspects that are not
In order to progress on important mechanics issues, it is necessary to use a
2.5. Mechanics studies
readout is not yet defined.
detection and marking, interface to 2nd level nigger and DAQ system. This part of the
functions in addition to the proper data reception: data reforrnattin g and buffering, error
The electronics at the receiving end of the readout fibres has to perform several
control functions, e.g. reset, listen, start.
frontend chips need only recognise the special code on the trigger line for a few primary
transform it in a easy—to-handle parallel format on the data bus. In this scheme, the
ROC—Cl chip will decode this special control protocol from the trigger signal, and
into the frontend chips, which will be sent as a special code via the trigger fibres. The
The data bus will be bidirectional: it will also be used for loading control words
support structure and one option of readout boards. OCR Output
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readout board.
in contact with the silicon detectors and the return pipe will be in contact with the
mounted to the local support. The cooling pipes inside the local support will on entry be
its corresponding silicon detectors and both readout board and silicon detectors are
This option is shown in Fig. 2.31. The readout board is displaced in (r¢) from
Option 1.
present.
For the construction of detector modules, two options are being studied at
assumed to be (Az = 60 mm, A(r¢) = 50 mm), and carries 256 readout channels.
pairs of concatenated silicon detectors. The size of a silicon detector is presently
70 mm). Each detector unit will consist of a readout board for 512 channels and 2
Mounted on each local support there will be 4 detector sub-units (Az = 240 mm, A(rq>)
low voltage and bias supplies for the silicon detectors and front end electronics.
support cooling pipes for the silicon detectors and the readout boards, as well as the
sandwich) will be approximately lm in length , and 70 mm in the (rrp) direction. It will
overlapping in q>. The size of the local support (a very light open frame carbon fibre
The support cylinders are covered on both sides by local support units
2.5.2. The local silicon diode support, and the detector modules.
summarised in section 3.3.
A series of tests is being prepared according to standard test norms; these are
carbon fibre fabric and tape in several configurations of quality and orientation.
aramid paper and graphite) structures. Plates of skin material so far acquired include
Core materials include at this stage foam (e. g rohacell) and honeycomb (e.g.
with manufacturers, and an extensive literature survey.
A number of prototype structure materials have been acquired following contact
Test structures.
As noted in section 3.3, a full thermal simulation is planned.
associated pumping on the structure.
this being important because,for example, of the effect of turbulent coolant flow and
Studies are also in progress on the vibrational modes of a self-supporting layer,
using end flanges, it is hoped to signiicantly reduce this material thickness.
10mm graphite honeycomb, maximal deflections of < 0.5 mm can be achieved. By
shear modulus, for several sandwich materials. Using a fibre skin of 0.6 mm with a
Figure 2.32 shows the deflection as a function of carbon fibre skin thickness and fill
in a self—supporting structure, and of finding realistic limits of skin and core thickness.
been made of sandwich structures, with the aim of optimizing the sandwich thickness




reported at this stage; it remains an important issue in the context of all LHC tracking
diameter Al pipes carrying Fluorinert FC72 in turbulent flow. No further progress is
Progress was reported in 1991 [2] on the cooling of detectors using lmm
2.5.3. Cooling.
with a pitch of 200 ttm, using similar epoxy but an improved application technique.
technology is polymer flip chip, available commercially; it allows contacting structures
small window of ~l00um >< 700um for each diode to avoid short circuits. The second
Epotek H-20E); the detectors are passivated with polyimide or SiO; leaving only a
and the silicon detector are being studied. The first uses silver loaded epoxy resins (e.g.
be glued or soldered. Two techniques for establishing the contact between the adapter
are connected to metal pins and then brought to the motherboard, into which they will
The contact layer takes these contacts to the pin feed-throu gh area where they
electrical contact to the readout board.
silicon module which will be positioned on the local support and has a removable
concatenated silicon detectors is assembled with an adapter and a mounting rack into a
is a carbon fibre profile carrying the silicon detectors and the readout board. A pair of
silicon detectors. The cooling principle is similar to that of option l. The local support
This option is shown in Fig. 2.33. The readout board is placed on top of the
Option 2
Other connecting procedures are being investigated within the context of Option 2.
stability checks following temperature cycling are necessary.
electronic boards, and to check the signal propagation properties of these strips. Also
in Russia, results have been positive. These studies are being extended to contact with
foils on a mylar substrate. In several prototypes of this connecting procedure developed
(or pad) detectors. Three 100;.Lm-pitch detectors have been connected by aluminium
OCR OutputProgress has been made on contacting between the readout board and the strip
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C/V, Hall effect and pulse shape measurements.
comparison of the results obtained for the effective impurity concentration from
frequency and temperature dependence of this effect,
dependence of the C/V characteristic on the biasing time prior to the measurement,
Selected experiments foreseen in three groups will therefore focus on
current pulse shapes and Hall effect measurements as discussed in section 2.3.3.
respect it will be useful to compare the results obtained from C/V-, time resolved
impurity concentration in the silicon bulk, this effect has to be studied in detail. In this
consequences for the SiO;-Si interface. As we rely on the accuracy of the extracted
hours, could be connected with the damage in the oxide passivation layer and the
measurement. The very slow process being observed, with time constants up to several
depends itself on the time during which the detector has been under bias prior to the
shape of the C/V curve and its final saturation voltage, from which Neff is derived,
A attention. One of the most serious is the effect observed in some experiments that the
Several problems have evolved in our systematic studies which need further
Special additional investigations connected to the ejfective impurity concentration.
i.e. cooled and biased.
selected studies with detectors constantly kept under real operational conditions,
already),
between -20 and +100 degr.C and for a period of up to >l year (for those started
systematic studies on the long—term annealing behaviour at constant temperatures
selected studies involving irradiation at a lower temperature,
neutron and proton irradiations up to a fluence of 1014 particles cm·2,
will include:
This is otherwise not accessible in a feasable radiation damage study. The experiments
operational lower temperature and a derivation of Vd,-,,,1 in a l0 year operational period.
parameters which allow the calculation of the extremely slow processes at the
wide temperature range. Only in this way it will be possible to extract reliable model
model [23] describing the responsible defect dynamics fairly well will be checked in a
participating groups aimed at a better understanding of the underlying process. A recent
an LHC experiment. Detailed studies will be performed following irradiations by all
issue since it will govern the necessary bias voltage in the real operational conditions of
The long term reverse annealing of Neff observed so far is the most important
Long term change of the ejjiective impurity concentration.
proof of radiation tolerance for an SIT detector in the LHC environment.
In the following we will concentrate on those issues that may be vital for the necessary
damage in the fluence and dose ranges which have to be foreseen for LHC operation.
standard measurements will continue including neutron-, proton- and electron—induced
noise performance) and the charge collection efficiency (signal: noise ratio). The
measurements of the change of Neff (Vdcpl), Ileak (affecting the dissipation power and
complemented by additional measurements. This is related especially to the
The systematic studies undertaken in 1991 and 1992 will continue and be
3.1 Counter design optimization. Radiation tolerance.
3. PLANNED ACTIVITIES DURING 1993.
50 OCR Output
studies of the interstrip resistance and cross talk.
especially before and after type inversion,
investigation of surface and edge effects in damaged and undamaged detectors,
the C/V method,
comparison of the depletion thickness as function of bias with results obtained by
measurements in segmented structures. Special attention will be therefore paid to:
will continue their study of the interstrip resistance and start cross talk performance
results will be compared to those obtained by other methods. In particular a third group
structures laterally or as function of bias. These studies will be developed and their
Two groups have started to use proton micro-beam facilities to scan detector
Special investigations of the electric jield distribution and surface ejjfects.
measurements), charge carrier collection times and trapping time constants.
analytical extraction of electric field distribution (comparison with C/V
ultrashort laser injection,
investigation of the time resolved pulse shapes induced by mip‘s, ot-particles and
planning:
performed at selected low temperatures. Involving three groups, we are therefore
guaranttee the necessary S:N ratio. Therefore the charge collection experiments will be
then have to prove that the charge collection is still sufficiently high in order to
temperature for SIT will certainly be dominated by the effects on Vdcpl and Ileak but we
component to the charge transport separately. The final optimization of the operating
charge injection will offer the additional possibility of studying the electron and hole
other measurements (Vdgpl and Ilcak). Using short range 0t—particles or laser pulse
experiments being started will be pursued and results will be compared with changes to
trapping and detrapping effects responsible for the observed charge loss. The
pulse shape following particle ionization provides a powerful tool to the investigate the
an integration time tt = 20-25 nsec. Also, the time-resolved measurement of the current
electronics it is important to know the actual charge collection efficiency obtainable with
Since the operation of SIT detectors will involve the use of fast front-end n
Charge collection
possible use of new experimental O-rich silicon material.
cycling study at 100C continued,
compressed 10 years scenario at 500C to be completed in August 93,
material which promise to have a higher radiation hardness. Therefore the focus is on:
also been started. We also foresee to feed in detectors fabricated from oxygen—rich
1993. It will be accompanied by another cycling study performed at 100C, which has
LHC operation, in a period of 10 months. This experiment will continue for most of
effect of radiation damage and annealing which has to be expected in 10 years of real
with respect to room temperature. This way we hope to see the equivalent combined
and it has been shown that the reverse annealing is accelerated by a factor of about 50
lim). The experiments are carried out in one group at an increased temperature of 500C
once every month and watching the subsequent annealing behaviour (both Vdcpl and
As outlined in section 2.3.2 we have started a cycling study irradiating detectors
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ADC and the improved front-end.
submission of more improved digital designs in an integrated chip including both the
the time scale; nevertheless significant progress is expected, and will result in the
into similtaneous analog and digital functions on a single chip. It is premature to give
The APC3 and DYNl chips are now being tested, and provide valuable insight
below.
performance is sufficient, this design will be incorporated in the integrated chip noted
The first ADC fabrication is underway, and this will be also tested. lf the
preamplifier possibilities are under development at Saclay.
range and therefore specifically for the tracking application). Alternative front-end
maintaining existing performance criteria will also be made (at the expense of dynamic
Developments of the analog memory to reduce space and power consumption while
Table 2.1. The first design is now being fabricated and will be tested this year.
signal response, and to limit the power and rms noise below LHC specifications of
Design improvements are being made to the ICON preamplifier, to improve the
tolerances will involve a test beam run.
stability. lf electronic tests are successful, a full demonstration of the required
design improvements aimed at reaching the required signal-to-noise ratio and base-line
continued careful testing of both these and the APC3 chip, it is expected to submit
Using the 4—channel and standard 32-channel architectures, and following
F ront-end chip development[48] .
optical-fibre readout, etc.
development of a full mechanical prototype including realistic power distribution,
LHC functionality on a single chip, and closely associated to that latter aim, the
improved front-end analog performance, a continued program to integrate the required
The electronics plans in 1993 are of 3 types; the development and testing of
3.2. Front-end electronics development, and signal readout.
extension of these studies after adding electronic components.
radiation damage tests of preassembled detector/bord devices,
One group will start:
The long-term system reliability in an LHC environment will depend on all aspects.
not paid attention to the final detector integration with mounting board and electronics.
So far we have concentrated on studies of the silicon detectors themselves and
Special radiation studies towards the proof of a radiation hard SIT detector.
also Oxygen rich silicon (see above).
correlation of DLTS identified levels with reverse annealing effects especially using
damage,
study of the fluence dependence for electron-, proton- and neutron induced
and trapping centers,
donor removal and acceptor creation, damage induced generation/recombination
characterization of damage-produced bulk defects and their correlation with the
emphasised:
related properties. When reliable results are obtained, the following topics will be
Two groups have started DLTS studies on the defect characterization and
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structures with simulations, and to acquire a background knowledge on new materials.
with simulations. These tests will allow us to compare the behaviour of light weight
temperature. Measurements of bending deformations and creep will also be compared
include measurements of stability with respect to changes and cycling of humidity and
RAL, Geneva and Oxford. The tests, on the materials discussed in section 2.5, will
A series of tests is being prepared (in the context of ATLAS), using facilities of
evolution of particular experiment design constraints.
These simulation studies will involve some repetition, depending on the
sandwich structure.
in concert with test studies, the preliminary choice of an optimal skin and core
a thermal simulation of the support structure, and
extrapolation of these results into the simulated support structure,
a comparison of simulation studies with test deformation results, and an
during 1993:
The following simulation activities are planned in addition to ongoing studies,
3.3. Mechanics activities during 1993.
module.
controller board will minimise the risk of interference with the detector prototype
on the final readout controller chip. A careful ground layout and electric shielding of the
clock and trigger line drivers and of the bus receiver circuits will be identical with those
with short cables to the detector prototype module. The electrical characteristics of the
ASIC chip, but will consist of a separate printed circuit board which will be connected
The readout controller for the readout chain will not initially be realized as an
chip by November 1993.
and implemention of the level converters and bus drivers on an "integrated" frontend
of this scheme. It is hoped that conclusive results will be obtained in time for the design
transmission mode. Simulations and measurements will be made to determine the limits
level current signals for the readout, and CMOS-levels for the (slow) control word
speed. For the data bus, a rather unconventional scheme is considered using very low
started aiming for an optimization of the signal levels with respect to noise, power and
for respectively the digital inputs and outputs of the frontend chips. A study has been
pipeline, and ADC), this implies the integration of level converters and driver circuits
In addition to the integration actually in progress (digital control of the analog
1994.
and nearly the full final functionality (excluded sparse data scan) will be built early in
prototype (see following section) with Si-crystals and front-end chips including ADC`s
trigger and data lines, need to be studied. To this end, a realistic mechanical detector
particular the potential noise generation and crosstalk problems related to the clock,
optic data transmission and on proving the viability of the readout architecture. In
and trigger optical links. The emphasis is on getting practical experience with fibre
It is planned to build a prototype of the optical readout chain and of the clock
Towards an integrated chip and readout chain.
implemented on a final design.
early stage) is an evaluation of the most efficient sparse data scan system that could be
before the end of 1993. A difficult and essential aspect of the chip design (so far at an
complete the design of a low power discriminator for front-end data sparsification
Following detailed simulation studies being made in Oxford, it is expected to
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contacts.
important in order to develop East European and Russian industrial and University
support East European contributions to the RD2 project; we consider this very
In addition to the above material budget, we request a contribution of 30KSF to
265 KSF
Consumables Store items, etc. 10 KSF
Rad-hard Fabrication of lst rad-hard SOI chips in RD2 project. 40 KSF
Testing. Test printed circuits+components. 15 KSF
Mechanics. Cooling tests +enginee1·ing prototypes. 30 KSF
type studies. 40KSF contingency. 50% paid by Cem.
Counter proto- Three counter submissions (40 KSF each) + 80 KSF
(45+45+90 KSF)/2
engineering run 50% paid by Cem
Elecuonics Three chip submissions in 1993 including one 90 KSF
ITEM DESCRIPTION Cost
Table 4.1 : Materials budget request.
divided as follows:
290KSF was paid or committed as of 31 December 1992. The budget request (KSF) is
over from the 1992 budget. Of the 1992 materials budget allocation of 305KSF,
We request a 1993 materials allocation from CERN of 295KSF, plus the ca.rry—
4.1. Budget request (materials).
4. MATERIALS REQUEST TO CERN
that of cooling and electrical or mechanical services.
An urgent item that should be addressed within the context of full detector designs is
Section 3.2.
cycling, glueing, and connection tests, as well as electrical tests described in
during 1993. Several such boards (or parts thereof) will be constructed for temperature
intended to construct a prototype `short' motherboard including electronics layout
structures shown in Figs. 2.5.1 and 2.5.3 will be evaluated and developed, and it is
During 1993, the mechanical requirements and limitations of the local support
precision tracking detectors.
This work is an extended effort which is just starting that is of relevance to all
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parasitic beam time.
and has an independent trigger and DAQ system. We intend to make periodic use of
We note that with the completion of 1992 tests, our test—beam setup is fully transparent
chip, with associated counters. Subject to satisfactory implementation.
ii) November 1993. 10 days. lst. implementation of full digital+analog logic on
preamplitiers and pipeline. System is beam transparent.
i) May 1993. 10 days to install and debug 3-counter test with 32-channel RD2
We request the following testbeam allocation in 1993:
4.3. Test beam request
studies.
collaboration. Approximately 80% of that time was, and will be used for Monte Carlo
computing availability, the remainder being provided by Unix workstations within the
this was used. We repeat this request in 1993. This represents 30% of our total
We requested 2800 Cem units for computing at Cem in 1992, and the bulk of
4.2. Requested computing resources
15 KSF5. Switzerland 70 KSF
20 KSF4. U.K. 57 KSF
27 KSF3. Italy
52 KSF2. Germany 80 KSF
42 KSF1. Australia 61 KSF
contribution.contribution.
DirectCountry Home institute
Table 4.2 : 1992 external budget.
budget contributions of 424 KSF, and similar contributions are assured in 1993:
During 1992 the institutes participating in RD2 made the following material
expenditure will depend on progress in each of these aspects.
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